View CXP875P40_1017880.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CXP875P40
CMOS 8-bit Single Chip Microcomputer
Description The CXP875P40 is a CMOS 8-bit micro-computer which consists of arithmetic coprocessor, A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator and the measuring circuit which measure signals of capstan FG, drum FG/PG, reel FG and other servo systems, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip. Also this IC provides power on reset function, sleep/stop function which enables to lower power consumption. The CXP875P40 is the one-chip PROM version of the CXP87532/87540 with mask ROM, providing the function of being able to write directly into the program. It is suitable for evaluation use during system development and for small quantity production. 100 pin QFP (Plastic) 100 pin LQFP (Plastic)
Structure Silicon gate CMOS IC
Features * A wide instruction set (213 instructions) which cover various types of data -- 16-bit operation code/multiplying instruction/boolean bit operation instruction * Minimum instruction cycle During operation 326ns/12.288MHz * Incorporated PROM capacity 40K bytes * Incorporated RAM capacity 1344 bytes * Peripheral functions -- Arithmetic coprocessor Multiplying with code, sum of products with code, high speed execution of many bits shift rotation operation -- A/D converter 8-bit, 8-channel, successive approximation system (Conversion time 13s/12.288MHz) Incorporated 3-stage FIFO for A/D conversion data -- Serial interface Incorporated buffer RAM for data (1 to 128 bytes auto transfer) 2-channel -- Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer -- High precision timing pattern generator PPG (11 pins) 32-stage programmable -- PWM output 12-bit, 2-channel (Repeated frequency 48kHz) 8-bit, 3-channel (Repeated frequency 48kHz) -- Servo input control Capstan FG, Drum FG/PG, Reel FG input -- FRC capture unit Incorporated 28-bit and 8-stage FIFO * Interruption 12 factors, 12 vectors, multi-interruption possible * Standby mode SLEEP/STOP * Package 100-pin plastic QFP/LQFP
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
-1-
E94317-PS
PE0/INT0 PE3/INT1 PE1/INT2 NM1
EXTAL XTAL RST MP VDD VSS VPP
Block Diagram
PE5/PWM3 PE6/PWM4
12BIT PWM GENERATOR 2CH CO-PROCESSOR
PORT C PORT B
SPC700 CPU CORE
CLOCK GENERATOR/ SYSTEM CONTROL
PORT A
PE2/PWM0 PE3/PWM1 PE4/PWM2
8BIT PWM GENERATOR 3CH
PA0 to PA7
PB0 to PB7
8 FIFO RAM 1120 BYTES PROM 40K BYTES
A/D CONVERTER
INTERRUPT CONTROLLER
PF0/AN0 to PF7/AN7 AVDD AVREF AVSS
PC0 to PC7
PA4/ATFS1 PA5/ATFS3 PA7/ATFS2 PK0/RFDT PK1/MCLK
PORT D
ATF SYNC UNIT
PD0 to PD7
PORT E
PE0 to PE1 PE2 to PE7
PORT F
PE7/SWP PA6/AREA
SWITCHING PULSE GENRATOR PRESCALER/ TIME BASE TIMER 6 FRC CAPTURE UNIT FIFO
SERVO INPUT CONTROL
REEL
PORT G
PORT H
SERIAL INTERFACE UNIT RAM PROGRAMMABLE PATTERN GENERATOR
RAM
PORT I
PE1/EC
8BIT TIMER/COUNTER 0
PORT J
8BIT TIMER 1
PB0/PPO0 to PA2/PPO10
PORT K
-2-
PF0 to PF7
DRUM
CAPSTAN
PG0 to PG7 PH0 to PH3 PH4 to PH7 PI0 to PI7
PG2/DREF PG3/DPG PG4/DFG PG5/CFG PG6/RFG0 PG7/RFG1 PA3/PROUT PG0/EXI0 PG1/EXI1 CS0 SI0 SO0 SCK0 PH3/CS1 PH2/SI1 PH1/SO1 PH0/SCK1
PJ0 to PJ7
PK0 to PK3
CXP875P40
CXP875P40
Pin Configuration 1 (Top View) 100pin QFP
PA3/PROUT
PA2/PPO10
PE1/INT2/EC
PA4/ATFS1
PA5/ATFS3
PA7/ATFS2
PE3/PWM1
PE4/PWM2
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 PPO5/PB5 PPO4/PB4 PPO3/PB3 PPO2/PB2 PPO1/PB1 PPO0/PB0 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 PI7 PI6 PI5 PI4 PI3 PI2 PI1 PI0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 PE6/PWM4 PE7/SWP PK0/RFDT PK1/MCLK PK2 PK3 PG0/EXI0 PG1/EXI1 PG2/DREF PG3/DPG PG4/DFG PG5/CFG PG6/RFG0 PG7/RFG1 PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 AVDD AVREF AVSS SCK0 SO0 SI0 CS0 PH0/SCK1
PJ5
PJ3
PJ0
PJ2
VSS
PE2/PWM0
CS1/INT1/PH3
XTAL
PJ1
SI1/PH2
EXTAL
PH7
PJ4
Note) 1. VPP (Pin 90) is always connected to VDD. 2. VSS (Pins 41 and 88) are both connected to GND. 3. MP (Pin 39) is always connected to VSS.
-3-
SO1/PH1
PJ7
MP
RST
PH6
PH5
PJ6
PH4
PE5/PWM3
PB6/PPO6
PB7/PPO7
PA1/PPO9
PA6/AREA
PA0/PPO8
VPP
NMI
PE0/INT0
VDD
VSS
CXP875P40
Pin Configuration 2 (Top View) 100pin LQFP
PE1/EC/INT2
PA3/PROUT
PA2/PPO10
PA4/ATFS1
PA5/ATFS3
PA7/ATFS2
PE2/PWM0
PE3/PWM1
PE4/PWM2
PA6/AREA
PB5/PPO5
PA1/PPO9
PE5/PWM3
PA0/PPO8
PE6/PWM4
PB4/PPO4
PB6/PPO6
PB7/PPO7
VDD
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
PBO3/PB3 PPO2/PB2 PPO1/PB1 PPO0/PB0 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 PI7 PI6 PI5 PI4 PI3
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
VSS
PK0/RFDT
VPP
PE7/SWP
NMI
PE0/INT0
75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
PK1/MCLK PK2 PK3 PG0/EXI0 PG1/EXI1 PG2/DREF PG3/DPG PG4/DFG PG5/CFG PG6/RFG0 PG7/RFG1 PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 AVDD AVREF AVSS SCK0 SO0 SI0
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
PJ1
CS1/INT1/PH3
SCK1/PH0
VSS
XTAL
PH6
EXTAL
PH7
PH5
PJ6
PJ2
SI1/PH2
PI2
PJ0
Note) 1. VPP (Pin 88) is always connected to VDD. 2. VSS (Pins 39 and 86) are both connected to GND. 3. MP (Pin 37) is always connected to VSS.
-4-
SO1/PH1
RST
PH4
CS0
PJ7
PI1
PJ4
PJ5
PJ3
PI0
MP
CXP875P40
Pin Description Symbol PA0/PPO8 PA1/PPO9 PA2/PPO10 PA3/PROUT PA4/ATFS1 PA5/ATFS3 PA6/AREA PA7/ATFS2 PB0/PPO0 to PB7/PPO7 I/O Output/ Real time output (Port A) 8-bit output port. Data is gated with PPO (3 pins), monitor signal (4 pins) in relation to ATF, control signal (1 pin) for capstan servo by OR-gate and they are output. (8 pins) Description Programmable pattern generator (PPG) Output (3 pins) and capstan servo control signal (1 pin).
Output/ Monitor output
Monitor output in relation to ATF. (4 pins)
Output/ Real time output
(Port B) 8-bit output port. Data is gated Programmable pattern generator (PPG) output. (8 pins) with PPO by OR-gate and they are output. (8 pins) (Port C) 8-bit input/output port, enables to specify input/output by 4-bit unit. (8 pins) (Port D) 8-bit input/output port. Lower 4 bits can be specified as input/output by bit unit and upper 4 bits can be specified as input/output by 4-bit unit. (8 pins) Input pin to request external interruption. Active when falling edge. (Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins) External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge.
PC0 to PC7
I/O
PD0 to PD7
I/O
PE0/INT0
Input/Input Input/Input/ Input
PE1/EC/INT2 PE2/PWM0 to PE6/PWM4 PE7/SWP PF0/AN0 to PF7/AN7 PG0/EXI0 PG1/EXI1 PG2/DREF PG3/DPG PG4/DFG PG5/CFG PG6/RFG0 PG7/RFG1
Output/Output Output/Output
PWM output pins (5 pins) SWP output pin.
Input/Input
(Port F) 8-bit input port. (8 pins) Upper 4 bits serve as standby release input pin.
Analog input pins to A/D converter. (8 pins)
Input/Input Input/Input Input/Input Input/Input Input/Input Input/Input Input/Input Input/Input (Port G) 8-bit input port. (8 pins)
External input pin 0. External input pin 1. Drum reference signal input pin. Drum PG input pin. Drum FG input pin. Capstan FG input pin. Reel FG input pin.
-5-
CXP875P40
Symbol PH0/SCK1 PH1/SO1 PH2/SI1 PH3/INT1/ CS1
I/O Input/I/O Input/Output Input/Input Input/Input/Input (Port H) 4-bit input port. (4 pins)
Description Serial clock input/output pin. Serial data output pin. Serial data input pin.
Input pin to request external interruption. Chip select input pin to serial interface. Active when falling edge. (Port H) 4-bit output port. N-ch open drain output of middle tension proof (12V) and high current (12mA). (4 pins) (Port I) 8-bit input/output port, enables to specify input/output by 4-bit unit. (8 pins) (Port J) 8-bit input/output port, enables to specify input/output by 4-bit unit. (8 pins) (Port K) 4-bit input/output port, enables to specify input/ output by bit unit. (4 pins) Serial clock input/output pin. Serial data output pin. Serial data input pin. Chip select input pin to serial interface. Non-maskable interrupt request pin. Active during falling edge. Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and set XTAL pin to open. System reset pin of active "L" level. RST pin is input/output pin, which output "L" level by incorporated power on reset function when power ON. (Mask option) Test mode pin. This pin is always connected to GND. Positive power supply pin of A/D converter. Set the same voltage as VDD. Playback data input pin. Channel clock input pin.
PH7 to PH4
Output
PI0 to PI7
I/O
PJ0 to PJ7 PK0/RFDT PK1/MCLK PK2 to PK3 SCK0 SO0 SI0 CS0 NMI EXTAL XTAL
I/O I/O/Input I/O/Input I/O I/O Output Input Input Input Input Output
RST
I/O
MP AVDD AVREF AVSS VDD VPP VSS
Input
Input
Reference voltage input pin of A/D converter. GND pin of A/D converter. Positive power supply pin. Positive power supply pin for incorporated PROM writing. In normal operation, connect to VDD. GND pin. Connect both VSS pins to GND.
-6-
CXP875P40
I/O Circuit Formats for Pins Pin PA0/PPO8 to PA2/PPO10 PA3/PROUT PA4/ATFS1 PA5/ATFS3 PA6/AREA PA7/ATFS2 PB0/PPO0 to PB7/PPO7 16 pins Port A Port B
PPO, PROUT, ATFS1 to ATFS3, AREA, data
Circuit format
When reset
Port A or Port B
Hi-Z
Output becomes active from high impedance by data writing to port register.
Data bus RD
Port C
Port C data
PC0 to PC7
Port C direction (Every 4 bits) Data bus RD (Port C) IP
Input protection circuit
Hi-Z
8 pins Port D
Port D data
Buffer
PD0 to PD7
Port D direction Lower 4 bits are by bit unit and upper 4 bits are by 4bit unit RD (Port D) IP
Large current 12mA
Hi-Z
Data bus
8 pins Port E
Schmitt input
PE0/INT0 PE1/EC/ INT2
IP Data bus RD (Port E)
Hi-Z
2 pins
-7-
CXP875P40
Pin Port E
PWM output Hi-Z control
Circuit format
When reset
MPX
PE2/PWM0 PE3/PWM1 PE4/PWM2 PE5/PWM3
Port E data
Hi-Z
Port/PWM output select Data bus RD (Port E)
4 pins Port E
PWM, SWP output MPX
PE6/PWM4 PE7/SWP
Port E data
H level
Port/PWM, SWP output select Data bus
2 pins Port F
RD (Port E)
Input multiplexer IP A/D converter
PF0/AN0 to PF7/AN7
Analog/Digial tinput select
Hi-Z
Data bus
8 pins Port G PG0/EXI0 PG1/EXI1 PG2/DREF PG3/DPG PG4/DFG PG5/CFG PG6/RFG0 PG7/RFG1 8 pins
Schmitt input IP
RD (Port F)
Servo input Data bus RD (Port G)
Hi-Z
For PG0/EXI0 to PG7/RFG1, TTL schmitt input can be selected with the mask option.
-8-
CXP875P40
Pin Port H
Internal serial clock from SI0
Circuit format
When reset
SCK1 output enable
IP
PH0/SCK1
Schmitt input External serial clock to SI0 Data bus RD (Port H)
Hi-Z
1 pin Port H
SO1 from SI0
PH1/SO1
SO1 output enable IP
Hi-Z
Data bus RD (Port H)
1 pin Port H
Schmitt input
PH2/SI1 PH3/CS1/ INT1
IP
Hi-Z
Data bus RD (Port H)
2 pins Port H
Middle tension proof 12V
PH4 to PH7
Port H data Large current 12mA Data bus RD (Port H)
Open
4 pins
-9-
CXP875P40
Pin Port I
Circuit format
When reset
Port I data
PI0 to PI7
Port I direction (Every 4 bits) Data bus RD (Port I)
IP
Input protection circuit
Hi-Z
8 pins Port J
Buffer
Port J data
PJ0 to PJ7
Port J direction (Every 4 bits) Data bus RD (Port J) IP
Hi-Z
8 pins Port K Hi-Z
Port K data When buffer
PK0/RFDT
Port K direction (Every bit) Data bus Servo input Buffer amplifier input can be selected with the mask option. RD (Port K) IP Input protection circuit
amplifier input is selected, pulled up interually during standby.
1 pin
- 10 -
CXP875P40
Pin Port K
Port K data
Circuit format
When reset
PK1/MCLK
Port K direction (Every bit) Data bus RD (Port K)
IP
Input protection circuit
Hi-Z
Servo input
1 pin Port K
TTL schmitt input can be selected with the mask option.
Port K data
PK2 to PK3
Port K direction (Every bit) Data bus RD (Port K) IP
Hi-Z
2 pins
CS0 SI0
Schmitt input IP To SI0
Hi-Z
2 pins
SO0
SO0 from SI0
Hi-Z
SO0 output enable
1 pin
Internal serial clock from SI0
SCK0
SCK0 output enable External serial clock to SI0 IP
Hi-Z
1 pin
Schmitt input
- 11 -
CXP875P40
Pin
Circuit format
When reset
EXTAL XTAL
EXTAL
IP
* Shows the circuit composition during oscillation. * Feedback resistor is removed during stop.
Oscillation
XTAL
2 pins
Pull-up resistor
Mask option
RST
OP
Schmitt input
L level
From power on reset circuit (Mask option)
1 pin
Schmitt input
NMI
IP Interruption circuit
Hi-Z
1 pin
- 12 -
CXP875P40
Absolute Maximum Ratings Item Symbol VDD Power supply voltage VPP AVDD AVSS Input voltage Output voltage Middle tension proof output voltage High level output current High level total output current Low level output current Low level total output current Operating temperature Storage temperature Allowable power dissipation VIN VOUT VOUTP IOH IOH IOL IOLC IOL Topr Tstg PD Ratings -0.3 to +7.0 -0.3 to +13.0 AVSS to +7.01 -0.3 to +0.3 -0.3 to +7.02 -0.3 to +7.02 -0.3 to +15.0 -5 -50 15 20 130 -10 to +75 -55 to +150 600 380 mW QFP package LQFP package Unit V V V V V V mA mA mA mA mA C C Total of entire output pins PH pin PROM version only Remarks
(VSS = 0V)
Other than large current output pins : per pin Large current port pin 3 : per pin Total of entire output pins
1 AVDD and VDD should be set to the same voltage. 2 VIN and VOUT should not exceed VDD + 0.3V 3 The large current operation transistors are the N-ch transistors of the PD and PH4 to PH7. Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.
- 13 -
CXP875P40
Recommended Operating Conditions Item Symbol VDD VPP Analog power supply AVDD VIH High level input voltage VIHS VIHTS VIHEX VIL Low level input voltage VILS VILTS VILEX Min. 4.5 Power supply voltage 2.5 Max. 5.5 5.5 V V V V V V V V V V V Unit Remarks
(VSS = 0V)
Guaranteed range during operation Guaranteed data hold operation range during STOP 6 1 2 CMOS schmitt input 3 TTL schmitt input 4 EXTAL pin 5 2 CMOS schmitt input 3 TTL schmitt input 4 EXTAL pin 5
VPP = VDD 4.5 0.7VDD 0.8VDD 2.2 5.5 VDD VDD VDD
VDD - 0.4 VDD + 0.3 0 0 0 -0.3 0.3VDD 0.2VDD 0.8 0.4
+75 -10 C Operating temperature Topr 1 AVDD and VDD should be set to the same voltage. 2 Normal input port (Each pin of PC, PD, PF and PH1). 3 Each pin of NMI, CS0, SI0, SCK0, RST, PE0/INT0, PE1/EC/INT2, PH0/SCK1, PH2/SI1, PH3/INT1/CS1, PG and PK1/MCLK (when CMOS schmitt input is selected with mask option for PG, PK1/MCLK). 4 Each pin of PG and PK1/MCLK (when TTL schmitt input is selected with mask option). 5 Specified only during external clock input. 6 VPP and VDD should be set to same voltage.
- 14 -
CXP875P40
DC Characteristics Item High level output voltage Low level output voltage Symbol VOH Pin
PA to PD, PE2 to PE7, PH0, PH1, SO0, SCK0 PH4 to PH7 (VOL only) RST1 (VOL only) PI to PK
(Ta = -10 to +75C, VSS = 0V) Condition VDD = 4.5V, IOH = -0.5mA VDD = 4.5V, IOH = -1.2mA VDD = 4.5V, IOL = 1.8mA VDD = 4.5V, IOL = 3.6mA VDD = 4.5V, IOL = 12.0mA VDD = 5.5V, VIH = 5.5V EXTAL RST2 PA to PG PH0 to PH3, CS0, SI0, SO0, SCK0, NMI, RST2 PI to PK3 VDD = 5.5V, VIL = 0.4V VDD = 5.5V, VIL = 0.4V 0.5 -0.5 -1.5 Min. 4.0 3.5 0.4 0.6 1.5 40 -40 -400 Typ. Max. Unit V V V V V A A A
VOL
PD, PH4 to PH7 IIHE Input current IILE IILR
I/O leakage current
IIZ
VDD = 5.5V VI = 0, 5.5V
10
A
Open drain output leakage current (N-ch Tr OFF in state)
ILOH
PH4 to PH7
VDD = 5.5V VOH = 12V
50
A
Current power supply
IDD VDD
Operating mode (1/2 dividing clock) 12.288MHz crystal oscillation (C1 = C2 = 12pF) Entire output pins open SLEEP mode STOP mode
20
45
mA
IDDSL IDDST Input capacity CIN Other than VDD, VSS, AVDD, and AVSS pins
5
17 30
mA A pF
Clock 1MHz 0V other than the measured pins
10
20
1 RST pin specifies only when the power on reset circuit is selected with mask option. 2 RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when non-resistance is selected. 3 PK0 pin specifies only when the normal input circuit is selected with mask option.
- 15 -
CXP875P40
AC Characteristics (1) Clock timing Item System clock frequency System clock input pulse width System clock input rising and falling times Event count input clock pulse width Event count input clock rising and falling times Symbol fC Pin XTAL EXTAL EXTAL EXTAL EC EC
(Ta = -10 to +75C, VDD = 4.5 to 5.5V, VSS = 0V) Condition Fig. 1, Fig. 2 Fig. 1, Fig. 2 External clock drive Fig. 1, Fig. 2 External clock drive Fig. 3 Fig. 3 Min. 1 36 200 Max. 12.288 Unit MHz ns ns ns 20 ms
tXL, tXH tCR, tCF tEH, tEL tER, tEF
tsys + 50
tsys indicates three values according to the contents of the clock control register (address : 00FEH) upper 2 bits (CPU clock selection). tsys (ns) = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")
Fig. 1. Clock timing
1/fc
VDD - 0.4V EXTAL 0.4V
tXH
tCF
tXL
tCR
Fig. 2. Clock applying condition
Crystal oscillation Ceramic oscillation External clock
EXTAL
XTAL
EXTAL
XTAL 74HCO4
C1
C2
Fig. 3. Event count clock timing
0.8VDD EC 0.2VDD
tEH
tEF
tEL
tER
- 16 -
CXP875P40
(2) Serial transfer Item CS SCK delay time CS SCK floating delay time CS SO delay time CS SO floating delay time CS high level width SCK cycle time SCK high and low level widths SI input setup time (against SCK ) SI input hold time (against SCK ) SCK SO delay time Note 1) Symbol Pin SCK0, SCK1 SCK0, SCK1
(Ta = -10 to +75C, VDD = 4.5 to 5.5V, VSS = 0V) Condition Chip select transfer mode (SCK = Output mode) Chip select transfer mode (SCK = Output mode) Min. Max. Unit ns ns ns ns ns ns ns ns ns ns ns ns ns 2tsys + 200 100 ns ns
tDCSK tDCSKF tDCSO tDCSOF tWHCS tKCY tKH tKL tSIK tKSI tKSO
tsys + 200 tsys + 200 tsys + 200 tsys + 200 tsys + 200
2tsys + 200 8000/fc
SO0, SO1 Chip select transfer mode SO0, SO1 Chip select transfer mode CS0, CS1 Chip select transfer mode SCK0, SCK1 SCK0, SCK1 SI0, SI1 Input mode Output mode Input mode Output mode SCK input mode SCK output mode SCK input mode SI0, SI1 SCK output mode SCK input mode SO0, SO1 SCK output mode
tsys + 100
4000/fc - 50 -tsys + 100 200 2tsys + 100 100
tsys indicates three values according to the contents of the clock control register (address : 00FEH)
upper 2 bits (CPU clock selection). tsys (ns) = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11") Note 2) The marks CS, SCK, SI and SO respectivery mean pins of CS CS0, CS1, SCK SCK0, SCK1, SI SI0, SI1 and SO SO0, SO1. Note 3) The load of SCK output mode and SO output delay time is 50pF + 1TTL.
- 17 -
CXP875P40
Fig. 4. Serial transfer timing
tWHCS
CS0 CS1
0.8VDD
0.2VDD
tKCY tDCSK tKL tKH tDCSKF
0.8VDD SCK0 SCK1 0.2VDD
0.8VDD
tSIK
tKSI
0.8VDD SI0 SI1 Input data 0.2VDD
tDCSO
tKSO
tDCSOF
0.8VDD SO0 SO1 Output data 0.2VDD
- 18 -
CXP875P40
(3) A/D converter characteristics (Ta = -10 to +75C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, VSS = AVSS = 0V) Item Resolution Linearity error Zero transition voltage Full scale transition voltage Conversion time Sampling time Reference input voltage Analog input voltage AVREF current VZT1 VFT2 Ta = 25C VDD = AVDD = 5.0V VSS = AVSS = 0V -10 4930 160/fC 12/fC AVREF AN0 to AN7 Operating mode AVREF SLEEP mode STOP mode AVDD - 0.5 0 0.6 AVDD AVREF 1.0 10 30 4970 Symbol Pin Condition Min. Typ. Max. 8 1 70 5010 Unit bits LSB mV mV s s V V mA A
tCONV tSAMP
VREF VIAN IREF IREFS
Fig. 5. Definitions of A/D converter terms
FFH FEH
Digital conversion value
1 VZT :Indicates the value that digital conversion value changes from 00 H to 01H and vice versa. 2 VFT :Indicates the value that digital conversion value changes from FE H to FFH and vice versa.
VFT Analog input
Linearity error 01H 00H VZT
- 19 -
CXP875P40
(4) Interruption, reset input Item External interruption high and low level widths Reset input low level width Fig. 6. Interruption input timing
INT0 INT1 INT2 NMI (Falling edge)
(Ta = -10 to +75C, VDD = 4.5 to 5.5V, VSS = 0V) Symbol Pin INT0 INT1 INT2 NMI RST Condition Min. Max. Unit
tIH tIL tRSL
1
s
8/fc
s
tIH
tIL
0.8VDD 0.2VDD
Fig. 7. RST input timing
tRSL
RST 0.2VDD
(5) Power on reset Power on reset Item Power supply rising time Power supply cut-off time Symbol Pin
(Ta = -10 to +75C, VDD = 4.5 to 5.5V, VSS = 0V) Condition Power on reset VDD Repetitive power on reset Min. 0.05 1 Max. 50 Unit ms ms
tR tOFF
Specifies only when power on reset function is selected.
Fig. 8. Power on reset
4.5V VDD 0.2V tOFF 0.2V
tR The power supply should rise smoothly.
- 20 -
CXP875P40
(6) Others Item RFDT input high and low level widths MCLK input high and low level widths DREF input high and low level widths DPG input high and low level widths DFG input high and low level widths CFG input high and low level widths RFG input high and low level widths EXI input high and low level widths Symbol Pin RFDT MCLK DREF DPG DFG CFG RFG0 RFG1 EXI0 EXI1
(Ta = -10 to +75C, VDD = 4.5 to 5.5V, VSS = 0V) Condition Min. 2.5tMCK 326/fc Max. Unit ns ns ns ns ns ns ns ns
tRDH tRDL tMCH tMCL tDRH tDRL tDPH tDPL tDFH tDFL tCFH tCFL tRFH tRFL tEIH tEIL
tsys + 200 tsys + 200 tsys + 200 tsys + 200 tsys + 200 tsys = 2000/fc tsys + 200
tMCK indicates three values according to the contents of the ATF control register (address : 01EEH) bits 5 and 4 (MCLK input control). tMCK (ns) = tMCH or tMCL (bits 5 and 4 = "00"), 2tMCH or 2tMCL (bits 5 and 4 = "01"), 4tMCH or 4tMCL (bits 5 and 4 = "10").
- 21 -
CXP875P40
Fig. 9. Other timing
tRDH tRDL
RFDT
tMCH
tMCL
MCLK
tDRH
tDRL
DREF
tDPH
tDPL
DPG
tDFH
tDFL
DFG
tCFH
tCFL
CFG
tRFH
tRFL
RFG0 RFG1
tEIH
tEIL
EXI0 EXI1
- 22 -
CXP875P40
(7) Buffer amplifier function Item Buffer amplifier input voltage (Peak to peak value) Symbol VAPP Pin RFDT
(Ta = -10 to +75C, VDD = 4.5 to 5.5V, VSS = 0V) Condition When inputting 400kHz sine wave on Fig. 10 circuit. Min. 2.0 Max. VDD + 0.3 Unit V
When buffer amplifier input circuit format of RFDT pin is selected with option.
Fig. 10.
VAPP (Refer to Fig. 11.) C
VDD RFDT C: 4700pF (5%)
VSS
Note) VAPP waveform indicates the range like Fig. 11. When composed by circuits other than Fig. 10. (when DC bias does not become VDD/2), it should not exceed VDD + 0.3 (V) and -0.3 (V) (VSS = 0V).
Fig. 11.
VAPP VDD/2
- 23 -
CXP875P40
SUPPLEMENT Fig. 12. SPC700 series recommended oscillation circuit Manufacturer
EXTAL XTAL
Model
Frequency f (MHz) 6.00
C1, C2 (pF) 12 12 10
C1
C2
RIVER ELETEC CO., LTD.
HC-49/U-03
8.00 12.000
Mask option table Item Reset pin pull-up resistor Power on reset circuit Input circuit format Contents Non-existent Non-existent CMOS Schmitt Buffer amplifier Existent Existent TTL Schmitt Normal input
On PG0/EXI0 pin to PG7/RFG1 pin and PK1/MCLK pin, the input circuit format of CMOS schmitt or TTL schmitt can be selected to every pin. On PK0/RFDT pin, buffer amplifier or normal input circuit format can be selected.
- 24 -
CXP875P40
Package Outline
Unit: mm
100PIN QFP (PLASTIC)
+ 0.1 0.15 - 0.05
23.9 0.4 + 0.4 20.0 - 0.1
+ 0.4 14.0 - 0.01 17.9 0.4
15.8 0.4
A
0.65 0.12 M
+ 0.35 2.75 - 0.15
0.15
0 to 15 DETAIL A
0.8 0.2
(16.3)
PACKAGE STRUCTURE
PACKAGE MATERIAL SONY CODE EIAJ CODE JEDEC CODE QFP-100P-L01 QFP100-P-1420-A LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT EPOXY RESIN SOLDER PLATING COPPER / 42 ALLOY 1.4g
100PIN LQFP (PLASTIC)
16.0 0.2 75 76 14.0 0.1 51 50
100 1 0.5 0.08 + 0.08 0.18 - 0.03 25
26 (0.22)
+ 0.2 1.5 - 0.1
+ 0.05 0.127 - 0.02 0.1
0.1 0.1
0 to 10
DETAIL A
0.5 0.2
NOTE: Dimension "" does not include mold protrusion.
PACKAGE STRUCTURE
PACKAGE MATERIAL EPOXY/PHENOL RESIN SOLDER PLATING 42 ALLOY LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT
SONY CODE EIAJ CODE JEDEC CODE
LQFP-100P-L01 QFP100-P-1414-A
- 25 -
0.5 0.2
A
(15.0)

▲Up To Search▲

Price & Availability of CXP875P40

	To Download CXP875P40 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .